## ATM Switches

Switching Technology S38.3165 http://www.netlab.hut.fi/opetus/s383165

## ATM switches

- General of ATM switching
- Structure of an ATM switch
- Example switch implementations
- Knockout switch
- Abacus
- Dimensioning example


## General of ATM switching

- ATM switches correspond to layer 2 in the OSI reference model and this layer can roughly be divided into a higher and lower layer:
- higher layer = ATM Adaptation Layer (AAL)
- lower layer = ATM layer



## ATM Adaptation Layer

AAL maps higher-layer information into ATM cells to be transported over an ATM network. At reception, AAL collects information from ATM cells for delivery to higher layers.

- AAL offers different service classes for user data
- delay, bit rate and connection type (connectionless or circuit emulation) are the basic attributes of the service classes
- SAR (Segmentation and Reassembly) sub-layer for segmentation of variable length user data packets into fixed-size ATM cell payloads and at reception reassembly of ATM cell payload into user packets
- CS (Convergence Sub-layer) maps specific user data requirements onto ATM transport network


## ATM service classes

|  | Service class |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Attribute | Class A | Class B | Class C | Class D |  |
| Timing relation between <br> source and destination | Required |  | Not required |  |  |
| Bit rate | Constant | Variable |  |  |  |
| Connection mode | Connection-oriented |  |  | Connec- <br> tionless |  |
| ALL (s) | AAL1 |  | AAL2 | AAL3/4 <br> or AAL5 |  |
| Examples | E1, <br> AAL3/4 <br> nx64 kbit/s <br> emulation | Packet <br> video, <br> audio | Frame <br> Relay <br> X.25 | IP, SMDS |  |

## ATM Adaptation Layer 1 (AAL1)


$\begin{array}{ll}\text { SAR-PDU } & \text { - Segmentation and Reassembly Packet Data Unit } \\ \text { CS } & \text { - Convergence Sub-layer }\end{array}$
CRC - Cyclic Redundancy Check

[^0]
## ATM Adaptation Layer 2 (AAL2)



## ATM Adaptation Layer 3/4 (AAL3/4)



## ATM Adaptation Layer 5 (AAL5)



Pad - Padding octets
UU - AAL layer user-to-user indicator
CPI - Common part indicator
LEN - Length indicator
CRC - Cyclic redundancy Check

## ATM layer

ATM layer (common to all services) offers transport of data in fixedsize cells and also defines the use of virtual connections (VPs and VCs)

- multiplexing/demultiplexing of cells belonging to different virtual connections
- translations of inbound VPIs/VCIs to outbound VPIs/VCIs
- cell header generation for data received from AAL and cell header extraction when a cell is delivered to AAL
- flow control


## General of ATM switching (cont.)

- ATM is a connection-oriented transport concept
- an end-to-end connection (virtual channel) established prior to transfer of cells
- signaling used for connection set up and release
- data transferred in fixed 53 octets long cells (5 octets for header and 48 octets for payload)
- Cells routed based on two header fields
- virtual path identifier (VPI) - 8 bits for UNI and 12 bits for NNI
- virtual channel identifier (VCI) - 16 bits for UNI and NNI
- combination of VPI and VCI determines a specific virtual connection between two end-points


## ATM cell structure



## General of ATM switching (cont.)

- VPI/VCI is determined on a per-link basis
=> VPI/VCI on an incoming link is replaced (at the ATM switch) with another VPI/VCI for an outgoing link
=> number of possible paths in an ATM network increased substantially (compared to having end-to-end VPI/VCIs)
- Each ATM switch includes a Routing Information Table (RIT), which is used in mapping incoming VPI/VCls to outgoing VPI/VCls
- RIT includes:
- old VPI/VCI
- new VPI/VCI
- output port address
- priority


## General of ATM switching (cont.)

- When an ATM cell arrives to an ATM switch, VPI/VCI in the 5-octet cell header is used to point to a RIT location, which includes
- new VPI/VCl to be added to an outgoing cell
- output port address indicating to which port the cell should be routed
- priority field allowing the switch to selectively send cells to output ports or discard them (in case of buffer overflow)
- Three routing modes:
- unicast $-\log _{2} N$ bits needed to address a destination output port
- multi-cast - $N$ bits needed to address destined output ports
- broadcast - $N$ bits needed to address destined output ports
- In multi-cast/broadcast case, a cell is replicated into multiple copies and each copy is routed to its intended output port/outbound VC


## General of ATM switching (cont.)

- ATM connections are either
- pre-established - permanent virtual connections (PVCs)
- dynamically set up - switched virtual connections (SVCs)
- Signaling (UNI or PNNI) messages carry call set up requests to ATM switches
- Each ATM switch includes a call processor, which
- processes call requests and decides whether the requested connection can be established
- updates RIT based on established and released call connections - ensuring that VPIs/VCIs of cells, which are coming from several inputs and directed to a common output are different
- finds an appropriate routing path between source and destination ports


## VPI/VCI translation along transport path



## VPI/VCI translation (cont.)

- VPI/VCI replacement usually takes place at the output ports => RIT split into two parts
- input RIT - includes old VPI/VCI and N-bit output port address
- output RIT - includes $\log _{2} \mathrm{~N}$-bit input port address, old VPI/VCI and new VPI/VCI
- Since cells from different input ports can arrive to the same output port and have the same old VPI/VCI, the input port address is needed to identify uniquely different connections


## ATM switches

- General of ATM switching
- Structure of an ATM switch
- Example switch implementations
- Knockout switch
- Abacus
- Dimensioning example


## Functional blocks of an ATM switch

## Main blocks

- Line interface cards (LICs), which implement input and output port controllers (IPCs and OPCs)
- Switch fabric provides interconnections between input and output ports
- Switch controller, which includes
- a call processor for RIT manipulations
- control processor to perform operations, administration and maintenance (OAM ) functions for switch fabric and LICs


## Main functional blocks of an ATM switch



LIC - Line Interface Card
IPC - Input Port Controller
OPC - Output Port Controller

## Functions of input port controller

- Line termination and reception of incoming line signal
- Conversion of optical signal to electronic form if needed
- Decoding/descrambling of line/block coded or scrambled line signal
- Transport frame, e.g. SDH or PDH frame, processing
- Extraction of cell header for processing
- Storing of cell payload (or whole cells) to buffer memory
- HEC processing
=> discard corrupted cells
=> forward headers of uncorrupted cells to routing process
- Generation of a new cell header (if RIT only at input) and routing tag to be used inside the switch fabric
- Cell stream is slotted and a cell is forwarded through the switch fabric in a time-slot


## Functions of output port controller

- Cells received from the switch fabric are stored into output buffer
- Generation of a new cell header (if RIT also at output)
- One cell at a time is transferred to the outgoing line interface
- If no buffering available then contention resolution => one cell transmitted and others discarded (or buffered at the inputs to wait for the next contention round )
- If buffering available and priorities supported then higher priority cells forwarded first to transport frame processing
- Cell encapsulation into transport frames, e.g. SDH or PDH frame
- Line/block encoding or scrambling of outgoing bit stream
- Conversion of electronic signal to optical form (if needed)
- Transmission of outgoing line signal


## Input and output controller blocks

Input controller blocks:


Output controller blocks:


## Switch control

- Switch controller implements functions of ATM management and control layer
- Control plane
- responsible for establishment and release of connections, which are either pre-established (PVCs) using management functions or set up dynamically (SVCs) on demand using signaling, such as UNI and PNNI signaling
- signaling/management used to update routing tables (RITs) in the switches
- implements ILMI (Integrated Local Management Interface), UNI signaling and PNNI routing protocols
- processes OAM cells


## Switch control (cont.)

- ILMI protocol uses SNMP (Simple Network Management Protocol) to provide ATM network devices with status and configuration information related to PVCs, SVCs, registered ATM addresses and capabilities of ATM interfaces
- UNI signaling specifies the procedures to dynamically establish, maintain and clear ATM connections at UNI
- PNNI protocol provides the functions to establish and clear connections, manage network resources and allow network to be easily configurable
- Management plane
- provides management functions and capabilities to exchange information between the user plane and control plane


## ATM protocol reference model



## Switch fabric

- Provides interconnections between input and output interfaces
- ATM specific requirements
- switching of fixed length cells
- no regular switching pattern between an input-output port pair, i.e., time cap between consecutive cells to be switched from an input to a specific output varies with time
- Early implementations used time switching principle (mostly based on shared media fabrics) - easy to use, but limited scalability
- Increased input rates forced to consider alternative solutions => small crossbar fabrics were developed
=> multi-stage constructions with self-routing reinvented


## Cell routing through switch fabric

- Cells usually carried through switch fabric in fabric specific frames
- Carrier frames include, e.g. header, payload and trailer fields
- Header field sub-divided into
- source port address
- destination port address
- flow control sub-field (single/multi-cast cell, copy indication, etc.)
- Payload field carries an ATM cell (with or without cell header)
- Trailer is usually optional and implements an error indication/ correction sub-field, e.g. parity or CRC

General structure of a cell carrier frame

| Frame <br> header | Frame payload | Frame <br> trailer |
| :---: | :---: | :---: |

## ATM switching and buffering

- Due to asynchronous nature of ATM traffic, buffering is an important part of an ATM switch fabric design
- A number of different buffering strategies have been developed
- input buffering
- output buffering
- input-output buffering
- internal buffering
- shared buffering
- cross-point buffering
- recirculation buffering
- multi-stage shared buffering
- virtual output queuing buffering


## Buffering strategies



## Buffering strategies (cont.)



## ATM switching and buffering (cont.)

## Input buffered switches

- Suffers from HOL blocking => throughput limited to 58.6 \% of the maximum capacity of a switch (under uniform load)
- Windowing technique can be used to increase throughput, i.e. multiple cells in each input buffer are examined and considered for transmission to output ports (however only one cell transmitted in a time-slot)
=> window size of two gives throughput of $70 \%$
=> windowing increases implementation complexity



## ATM switching and buffering (cont.)

## Output buffered switches

- No HOL blocking problem
- Theoretically 100 \% throughput possible
- High memory speed requirement, which can be alleviated by concentrator
=> output port count reduced
=> reduced memory speed requirement
=> increased cell loss rate (CLR)
- Output buffered systems largely used in ATM switching



## ATM switching and buffering (cont.)

## Input-output buffered switches

- Intended to combine advantages of input and output buffering - in input buffering, memory speed comparable to input line rate - in output buffering, each output accepts up to $L$ cells ( $1 \leq L \leq N$ ) => if there are more than $L$ cells destined for the same output, excess cells are stored in input buffers
- Desired throughput can be obtained by engineering the speed up factor $L$, based on the input traffic distribution
- Output buffer memory needs to operate at $L$ times the line rate => large-scale switches can be realized by applying input-output buffering
- Complicated arbitration mechanism required to determine, which L cells among the N possible HOL cells go to a contented output port


## ATM switching and buffering (cont.)

## Internally buffered switch

- Buffers implemented within switch blocks
- Example is a buffered banyan switch
- Buffers are used to store internally blocked cells => reduced cell loss rate
- Suffers from low throughput and high transfer delay
- Support of QoS requires scheduling and buffer management schemes => increased implementation cost



## ATM switching and buffering (cont.)

## Shared-buffer switches

- All inputs and outputs have access to a common buffer memory
- All inputs store a cell and all outputs retrieve a cell in a time-slot => high memory access speed
- Works effectively like an output buffered switch => optimal delay and throughput performance

- For a given CLR shared-buffer switches need less memory than other buffering schemes => smaller memory size reduces cost when switching speed is high ( $\sim$ Gbits/s)
- Switch size is limited by the memory access speed (read/write time)
- Cells destined for congested outputs can occupy shared memory leaving less room for cells destined for other outputs (solved by assigning minimum and maximum buffer capacity for each output)


## ATM switching and buffering (cont.)

## Cross-point buffered switches

- A crossbar switch with buffers at cross-points
- Buffers are used to avoid output blocking

- Each cross-point implements a buffer and an address filter
- Cells addressed to an output are accepted to a corresponding buffer
- Cells waiting in buffers on the same column are arbitrated to the output port one per time-slot
- No performance limitation as with input buffering
- Similar to output queuing, but the queue for each output is distributed over a number ( N ) of buffers => total memory space for a certain CLR > CLR for an output buffered system
- Including cross-point memory in a crossbar chip, limits the number of cross-points


## ATM switching and buffering (cont.)

## Recirculation buffered switches

- Proposed to overcome output port contention problem
- Cells that have lost output contention are stored in

Recirculation buffered
 circulation buffers and they content again in the next time-slot

- Out-of-sequence errors avoided by assigning priority value to cells
- Priority level increased by one each time a cell loses contention => a cell with the highest priority is discarded if it loses contention
- Number of recirculation ports can be engineered to fulfill required cell loss rate (CLR $=10^{-6}$ at $80 \%$ load and Poisson arrivals => recirculation port count divided by input port count $=2.5$ )
- Example implementations Starlite switch and Sunshine switch
- Sunshine allows several cells to arrive to an output in a time-slot => dramatic reduction of recirculation ports


## ATM switching and buffering (cont.)

## Multi-stage shared buffer switches

- Shared buffer switches largely used in implementing small-scale switches - due to sufficiently high throughput, low delay and high memory utilization
- Large-scale switches can be realized by interconnecting multiple shared buffer switch modules => system performance degraded due to internal blocking
- In multi-stage switches, queue lengths may be different in the 1st and 2nd stage buffers and thus maintenance of cell sequence at the output module may be very complex and expensive


## ATM switching and buffering (cont.)

## Virtual output queuing switches

- A technique to solve HOL blocking problem in input buffered switches
- Each input implements a logical buffer for each output (in a common buffer memory)
- HOL blocking reduced and throughput increased
- Fast and intelligent arbitration mechanism required, because all HOL cells need to be arbitrated in each time-slot



## Design criteria for ATM switches

- Several criteria need to be considered when designing an ATM switch architecture
- A switch should provide bounded delay and small cell loss probability while achieving a maximum throughput (close to 100\%)
- Capacity to support high-speed input lines (which possibly deploy different transport technologies, e.g. PDH or SDH)
- Self-routing and distributed control essential to implement largescale switches
- Maintenance of correct cell sequence at outputs


## Performance criteria for ATM switches

- Performance defined for different quality of service (QoS) classes
- Performance parameters:
- cell loss ratio (CLR)
- cell transfer delay (CTD)
- two-point cell transfer delay variation (CDV)

Bellcore recommended performance requirements

| Performance parameter | CLP | QoS1 | QoS3 | QoS4 |
| :--- | :--- | :---: | :---: | :---: |
| Cell loss ratio | 0 | $<10^{-10}$ | $<10^{-7}$ | $<10^{-7}$ |
| Cell loss ratio | 1 | $\mathrm{~N} / \mathrm{S}$ | $\mathrm{N} / \mathrm{S}$ | $\mathrm{N} / \mathrm{S}$ |
| Cell transfer delay (99th percentile) | $1 / 0$ | $150 \mu \mathrm{~s}$ | $150 \mu \mathrm{~s}$ | $150 \mu \mathrm{~s}$ |
| Cell delay variation (10 10 | quantile) | $1 / 0$ | $250 \mu \mathrm{~s}$ | $\mathrm{~N} / \mathrm{S}$ |
| Cell delay variation (10 | $\mathrm{N} / \mathrm{S}$ |  |  |  |
| Cell | quantile) | $1 / 0$ | $\mathrm{~N} / \mathrm{S}$ | $250 \mu \mathrm{~s}$ |
| $250 \mu \mathrm{~s}$ |  |  |  |  |

N/S - not specified

## Distribution of cell transfer delay

- Figure below shows a typical cell transfer delay distribution through a switch node
- Fixed delay is attributed to table lookup delay and other cell header processing (e.g. HEC processing)
- For example:
- Prob(CTD > $150 \mu \mathrm{~s}$ ) < $1-0.99$ => $a=0.01$ and $\mathrm{x}=150 \mu \mathrm{~s}($ QoS1, 3 and 4)
$-\operatorname{Prob}(C T D>250 \mu \mathrm{~s})<10^{-10} \Rightarrow>a=10^{-10}$ and $\mathrm{x}=250 \mu \mathrm{~s}$ (QoS1)



## Cell processing times at different transmission speeds



## Delay and jitter components



## ATM switches

- General of ATM switching
- Structure of an ATM switch
- Example switch implementations
- Knockout switch
- Abacus
- Dimensioning example


## ATM switching fabric implementations

A lot of different switching network architectures have been experimented in ATM switch fabrics:

- Batcher-banyan based switches, e.g. Sunshine
- Clos network based switches, e.g. Atlanta
- Crossbar/crosspoint switches, e.g. TDXP (Tandem-Crosspoint)
- Ring and single/dual bus based switches

Most advanced ATM switching concepts are switching network independent, e.g. Knockout and Abacus

## Knockout switch

- Output buffered switches largely used in ATM networks
- Capacity of output buffered switches limited by memory speed
- Problem solved by limiting the number of cells allowed to an output during each time-slot and excess cells discarded => knockout principle
- How many cells to deliver to an output port during each time-slot => this number can be determined for a given cell loss rate (CLR), e.g. 12 time-slots for CLR=10-10, independent of switch size
- Memory speed seemed to be no more a bottleneck, however no commercial switch implementations appeared
- inputs are supposed to be uncorrelated (not the case in real networks)
- idea of discarding cells not an appealing one
- Knockout principle has been basis for various switch architectures


## Knockout principle

- $\mathbf{N}$ input lines each implement a broadcast input bus, which is connected to every output block
- An output block is composed of cell filters that are connected to an N -to-L concentrator, which is further connected to a shared buffer
- No congestion between inputs and output blocks (NxN switch)
- Congestion occurs at the interfaces of outputs (inside concentrator)
- $\mathbf{k}$ cells passing through cell filters enter the concentrator and
- if $\mathbf{k} \leq L$ then all cells go to shared buffer
- if $\mathbf{k}>\mathbf{L}$ then $L$ cells go to shared buffer and $\mathbf{k}$ - $\mathbf{L}$ cells are discarded
- Shared buffer includes a barrel shifter and $\mathbf{L}$ output (FIFO) buffers - barrel shifter stores cells coming from concentrator to FIFO memories in round robin fashion
=> complete sharing of output FIFO buffers


## Knockout switch interconnection architecture



## Knockout switch bus interface



## Operation of barrel shifter



## Example construction of concentrator



## Cell loss probability

- In every time-slot there is a probability $\boldsymbol{\rho}$ that a cell arrives at an input
- Every cell is equally likely destined for any output
- $\mathbf{P}_{\mathbf{k}}$ denotes probability of $\mathbf{k}$ cells arriving in a time-slot to the same output, which is a binomial distribution

$$
P_{k}=\binom{\mathbf{N}}{k}\left(\frac{\rho}{N}\right)^{k}\left(1-\frac{\rho}{\mathbf{N}}\right)^{N-k} \quad, k=0,1, \ldots, N
$$

- Probability of a cell being dropped in N -to-L concentrator is given by

$$
P(\text { cell loss })=\frac{1}{\rho} \sum_{k=L+1}^{N}(k-L)\binom{N}{k}\left(\frac{\rho}{N}\right)^{k}\left(1-\frac{\rho}{N}\right)^{N-k}
$$

- Taking the limit as $N \rightarrow \infty$ and with some manipulation
$P($ cell loss $)=\left(1-\frac{L}{\rho}\right)\left(1-\sum_{k=0}^{L} \frac{\rho^{k} e^{-\rho}}{k!}\right)+\frac{\rho^{L} e^{-\rho}}{L!}$


## Cell loss probability (cont.)

## Cell loss probability for some switch sizes

 (90\% load)

Cell loss probability for some load values ( $\mathrm{N}=\infty$ )


## Channel grouping

Channel grouping principle used in modular two-stage networks

- A group of outputs treated identically in the first stage
- A cell destined for an output of a group is routed to any output (at the first stage), which is connected to that group at the second stage
- First stage switch routes cells to proper output groups and second stage switches route cells to destined output ports



## Channel grouping (cont.)

Asymmetric switch with line extension ratio of KM/N

- Output group of $\mathbf{M}$ output ports corresponds to a single output address for the 1st stage switch
- At any given time-slot, $\mathbf{M}$ cells at most can be cleared from a particular output group (one cell on each output port)



## Channel grouping (cont.)

Maximum throughput per input

- increases with $\mathrm{K} / \mathrm{N}$ for a given M (because load per output group decreases)
- increases with M for given K/N (because each output group has more ports for clearing cells)

Maximum throughput per input for some values of M and $\mathrm{K} / \mathrm{N}$

| $M$ | $\mathrm{~K} / \mathrm{N}=$ | $1 / 16$ | $1 / 8$ | $1 / 4$ | $1 / 2$ | 1 | 2 | 4 | 8 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  | 0,061 | 0,117 | 0,219 | 0,382 | 0,586 | 0,764 | 0,877 | 0,938 | 0,969 |
| 2 |  | 0,121 | 0,233 | 0,426 | 0,686 | 0,885 | 0,966 | 0,991 | 0,998 | 0,999 |
| 4 |  | 0,241 | 0,457 | 0,768 | 0,959 | 0,996 | 1 | 1 | 1 |  |
| 8 |  | 0,476 | 0,831 | 0,991 | 1 | 1 |  |  |  |  |
| 16 |  | 0,878 | 0,999 | 1 |  |  |  |  |  |  |

## Channel grouping (cont.)

- Maximum throughput per input increases with M for given KM/N
- Channel grouping has a strong effect on throughput for smaller KM/N than for larger ones

Maximum throughput as a function of line expansion ratio KM/N

| M | $\mathrm{KM} / \mathrm{N}=\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{4}$ | $\mathbf{8}$ | $\mathbf{1 6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0,586 | 0,764 | 0,877 | 0,938 | 0,969 | 0,984 |
| 2 | 0,686 | 0,885 | 0,966 | 0,991 | 0,998 | 0,999 |
| 4 | 0,768 | 0,959 | 0,966 | 1 | 1 | 1 |
| 8 | 0,831 | 0,991 | 1 |  |  |  |
| 16 | 0,878 | 0,999 |  |  |  |  |
| 32 | 0,912 | 1 |  |  |  |  |
| 64 | 0,937 |  |  |  |  |  |
| 128 | 0,955 |  |  |  |  |  |
| 256 | 0.968 |  |  |  |  |  |
| 512 | 0,978 |  |  |  |  |  |
| 1024 | 0,984 |  |  |  |  |  |

## Multicast output buffered ATM switch (MOBAS)

- Channel grouping extends to the general Knockout principle
- MOBAS adopts the general Knockout principle
- MOBAS consists of
- input port controllers (IPCs)
- multi-cast grouping networks (MGN1 and MGN2)
- multi-cast translation tables (MTTs)
- output port controllers (OPCs)

NxN switch with group extension ratio L


## MOBAS switch performance

- IPCs terminate incoming cells, look up necessary information in translation tables and attach information in front of cells so that the cells can properly be routed in MGNs
- MGNs replicate multi-cast cells based on their multi-cast patterns and send one copy to each addressed output group
- MTTs facilitate the multi-cast cell routing MGN2
- OPCs store temporarily multiple arriving cells (destined for their output ports) in an output buffer, generate multiple copies for multi-cast cells with a cell duplicator (CD), assign a new VCl obtained from a translation table to each copy, convert internal cell format to standard ATM cell format and finally send the cell to the next switching node
- CD reduces output buffer size by storing only one copy of a multi-cast cell - each copy is updated with a new VCl upon transmission


## MOBAS architecture



IPC - Input Port Controller
MGN - Multi cast Grouping Network
MTT - Multi cast Translation Table

OPC - Output Port Controller
SM - Switching Module SSM - Small Switch Module CD - Cell Duplicator

## Abacus switch

- Knockout switches suffer from cell loss due to concentration/channel grouping (i.e. lack of routing links inside switch fabric)
- In order to reduce CLR, excess cells are stored in input buffers => result is an input-output buffered switch
- Abacus switch is an example of such a switch
- basic structure similar to MOBAS, but it does not discard cells in switch fabric
- switching elements resolve contention for routing links based on priority level of cells
- input ports store temporarily cells that have lost contention
- extra feedback lines and logic added to input ports
- distributed arbitration scheme allows switch to grow to a large size



## ATM switches

- General of ATM switching
- Structure of an ATM switch
- Example switch implementations
- Knockout switch
- Abacus
- Dimensioning example


## Dimensioning example

- An ATM-switch is to be designed to support 20 STM-4 interfaces. RIT will be implemented at the input interfaces. How fast should RIT lookup process be ?
- Cells are encapsulated into frames for delivery through the switch fabric. A frame includes a 53-octet payload field and 3 octets of overhead for routing and control inside the switch fabric. What is the required throughput of the switch fabric?


## Solution

- ATM cells are encapsulated into VC-4 containers, which include 9 octets of overhead and 9x260 octets of payload. One VC-4 container is carried in one STM-1 frame and each STM-1 frame contains $9 \times 261$ octets of payload and $9 \times 9$ octets of overhead. (See figure on the next slide)


## ATM cell encapsulation / SDH



## Dimensioning example (cont.)

## Solution (cont.)

- STM-4 frame carries 4 STM-1 frames and thus there will be $4 \times 9 \times 260 / 53=176.6$ cells arriving in one STM-4 frame
- One STM-4 frame is transported in $125 \mu \mathrm{~s}$ $\Rightarrow 176.6 / 125 \mu \mathrm{~s}=1412830.2$ cells will arrive to an input in 1 sec => one RIT lookup should last no more than $707,8 \mathrm{~ns}$
- Total throughput of the switch fabric is $20 \times 1412830.2$ cells/s
- Since each cell is carried through the switch fabric in a container of 56 octets, the total load introduced by the inputs to the switch fabric is $20 \times 1412830.2 \times 56$ octets $/ \mathrm{s} \approx 1.58210^{9}$ octets $/ \mathrm{s} \approx 12,7 \mathrm{Gbits} / \mathrm{s}$


[^0]:    © P. Raatikainen

