ATM Switches

Switching Technology S38.165 http://www.netlab.hut.fi/opetus/s38165

© P. Raatikainen

Switching Technology / 2003

9 - 1

ATM switches

- General of ATM switching
- Structure of an ATM switch
- Example switch implementations
 - Knockout switch
 - Abacus
- Dimensioning example

© P. Raatikainen


Switching Technology / 2003

ATM switching

- ATM switches correspond to layer 2 in the OSI reference model
- ATM is a connection-oriented transport concept
 - an end-to-end connection (virtual channel) established prior to transfer of cells
 - signaling used for connection set up and release
 - data transferred in fixed 53 octets long cells (5 octets for header and 48 octets for payload)
- Cells routed based on two header fields
 - virtual path identifier (VPI) 8 bits for UNI and 12 bits for NNI
 - virtual channel identifier (VCI) 16 bits for UNI and NNI
 - combination of VPI and VCI determines a specific virtual connection between two end-points


© P. Raatikainen

Switching Technology / 2003



ATM switching (cont.)

- · Virtual circuit (VC) established for a connection
- Data transported in fixed length frames (cells), which carry information needed for routing cells along established VCs
- · Forwarding (RTI) tables in network nodes



ATM switching (cont.)

- VPI/VCI is determined on a per-link basis
 - => VPI/VCI on an incoming link is replaced (at the ATM switch) with another VPI/VCI for an outgoing link
 - => number of possible paths in an ATM network increased substantially (compared to having end-to-end VPI/VCIs)
- Each ATM switch includes a Routing Information Table (RTI), which is used in mapping incoming VPI/VCIs to outgoing VPI/VCIs
- RTI includes:
 - old VPI/VCI
 - new VPI/VCI
 - output port address
 - priority

© P. Raatikainen

Switching Technology / 2003

ATM switching (cont.)

- When an ATM cell arrives to an ATM switch, VPI/VCI in the 5-octet cell header is used to point to an RTI location, which includes
- new VPI/VCI to be added to an outgoing cell
 - output port address indicating to which port the cell should be routed
 - priority field allowing the switch to selectively send cells to output ports or discard them (in case of buffer overflow)
- Three routing modes:
 - unicast log₂N bits needed to address a destination output port
 - multi-cast N bits needed to address destined output ports
 - broadcast N bits needed to address destined output ports
- In multi-cast/broadcast case, a cell is replicated into multiple copies and each copy is routed to its intended output port/outbound VC

© P. Raatikainen

Switching Technology / 2003


9 - 7

ATM switching (cont.)

- · ATM connections are either
 - pre-established permanent virtual connections (PVCs)
 - dynamically set up switched virtual connections (SVCs)
- Signaling (UNI or PNNI) messages carry call set up requests to ATM switches
- Each ATM switch includes a call processor, which
 - processes call requests and decides whether the requested connection can be established
 - updates RIT based on established and released call connections
 ensuring that VPIs/VCIs of cells, which are coming from several inputs and directed to a common output are different
 - finds an appropriate routing path between source and destination ports

© P. Raatikainen

Switching Technology / 2003



ATM switching (cont.)

- In a multi-cast case, a cell is replicated into multiple copies and each copy is routed to an output port
- VPI/VCI replacement usually takes place at the output ports
 RIT split into two parts
 - input RIT includes old VPI/VCI and N-bit output port address
 - output RIT includes log₂N-bit input port address, old VPI/VCI and new VPI/VCI
- Since cells from different input ports can arrive to the same output port and have the same old VPI/VCI, the input port address is needed to identify uniquely different connections

© P. Raatikainen

Switching Technology / 2003

ATM switches

- General of ATM switching
- Structure of an ATM switch
- Example switch implementations
 - Knockout switch
 - Abacus
- Dimensioning example

© P. Raatikainen

Switching Technology / 2003

9 - 11

Functional blocks of an ATM switch


Main blocks of an ATM switch

- Line interface cards (LICs), which implement input and output port controllers (IPCs and OPCs)
- Switch fabric provides interconnections between input and output ports
- Switch controller, which includes
 - a call processor for RIT manipulations
 - control processor to perform operations, administration and maintenance (OAM) functions for switch fabric and LICs

© P. Raatikainen

Switching Technology / 2003

Main functional blocks of an ATM switch



© P. Raatikainen

Switching Technology / 2003

9 - 13

Functions of IPC and OPC

Input port controller

- Line termination and reception of an incoming line signal
- Conversion of optical signal to electronic one if needed
- Transport frame, e.g. SDH or PDH frame, processing
- Extraction of cell header for processing
- · Storing of cell payload (or whole cells) to buffer memory
- HEC processing
 - => discard corrupted cells
 - => forward headers of uncorrupted cells to routing process
- Generation of a new cell header (if RIT only at input) and routing tag to be used inside switch fabric
- Cell stream is slotted and a cell is forwarded through switch fabric in a time-slot

© P. Raatikainen

Switching Technology / 2003

Functions of IPC and OPC (cont.)

Output port controller


- · Cells received from switch fabric are stored into output buffer
- Generation of a new cell header (if RIT also at output)
- One cell at a time is transmitted onto the outgoing link
- If no buffering available then contention resolution
 one cell transmitted and others discarded
- If buffering available and priorities supported then higher priority cells forwarded first to transport frame processing
- Cell encapsulation into transport frame, e.g. SDH or PDH frame
- Conversion of electronic signal to optical form (if needed)
- · Transmission of outgoing line signal

© P. Raatikainen Switching Technology / 2003


9 - 15

Input and output controller blocks

Input controller blocks:



Output controller blocks:



© P. Raatikainen

Switching Technology / 2003

Switch control

- Switch controller implements functions of ATM management and control layer
- Control plane
 - responsible for establishment and release of connections, which are either pre-established (PVCs) using management functions or set up dynamically (SVCs) on demand using signaling, such as UNI and PNNI signaling
 - signaling/management used to update routing tables (RTIs) in different switches
 - implements ILMI (Integrated Local Management Interface), UNI signaling and PNNI routing protocols
 - · processes OAM cells

© P. Raatikainen

Switching Technology / 2003


9 - 17

Switch control (cont.)

- ILMI protocol uses SNMP (Simple Network Management Protocol) to provide ATM network devices with status and configuration information related to VPCs, SVCs, registered ATM addresses and capabilities of ATM interfaces
- **UNI signaling** specifies the procedures for dynamically establish, maintain and clear ATM connections at UNI
- PNNI protocol provides the functions to establish and clear connections, manage network resources and allow network to be easily configurable
- Management plane
 - provides management functions and capabilities to exchange information between the user plane and control plane

© P. Raatikainen

Switching Technology / 2003



Switch fabric

- Provides interconnections between input and output interfaces
- ATM specific requirements
 - switching of fixed length cells
 - no regular switching pattern between an input-output port pair, i.e., time cap between consecutive cells to be switched from an input to a specific output varies with time
- Early implementations used time switching principle (mostly based on shared media fabrics) easy to use, but limited scalability
- Increased input rates forced to consider alternative solutions
 small crossbar fabrics were developed
 - => multi-stage constructions with self-routing reinvented

© P. Raatikainen

Switching Technology / 2003

Cell routing through switch fabric

- Cells usually carried through switch fabric in fabric specific frames
- Carrier frames include, e.g. header, payload and trailer fields
- · Header field sub-divided into
 - · source port address
 - · destination port address
 - flow control sub-field (single/multi-cast cell, copy indication, etc.)
- Payload field carries an ATM cell
- Trailer is usually optional and implements an error indication/ correction sub-field, e.g. parity or CRC

General structure of a cell carrier frame

Frame header	Frame payload	Frame trailer
-----------------	---------------	------------------

© P. Raatikainen

Switching Technology / 2003


9 - 21


ATM switching and buffering

- Due to asynchronous nature of ATM traffic, buffering is an important part of switch fabric design
- A number of different buffering strategies have been developed
 - input buffering
 - · output buffering
 - input-output buffering
 - internal buffering
 - · shared buffering
 - · cross-point buffering
 - · recirculation buffering
 - · multi-stage shared buffering
 - virtual output queuing buffering

© P. Raatikainen

Switching Technology / 2003





Input buffered switches

- Suffers from HOL blocking => throughput limited to 58.6 % of the maximum capacity of a switch (under uniform load)
- Windowing technique can be used to increase throughput, i.e. multiple cells in each input buffer are examined and considered for transmission to output ports (however only one cell transmitted in a time-slot)
 - => window size of two gives throughput of 70 %
 - => windowing increases implementation complexity

© P. Raatikainen

Switching Technology / 2003

9 - 25

ATM switching and buffering (cont.)

Output buffered switches

- No HOL blocking problem
- Theoretically 100 % throughput possible
- High memory speed requirement, which can be alleviated by concentrator
 - => output port count reduced
 - => reduced memory speed requirement
 - => increased cell loss rate (CLR)
- · Output buffered systems largely used in ATM switching

© P. Raatikainen

Switching Technology / 2003

Input-output buffered switches

- Intended to combine advantages of input and output buffering
 - in input buffering, memory speed comparable to input line rate
- in output buffering, each output accepts up to L cells (1≤L≤N) => if there are more than L cells destined for the same output, excess cells are stored in input buffers
- Desired throughput can be obtained by engineering the speed up factor L, based on the input traffic distribution
- Output buffer memory needs to operate at L times the line rate
 => large-scale switches can be realized by applying input-output buffering
- Complicated arbitration mechanism required to determine, which L cells among the N possible HOL cells go to output port

© P. Raatikainen

Switching Technology / 2003

9 - 27

ATM switching and buffering (cont.)

Internally buffered switch

- Buffer implemented within switch blocks
- Example is a buffered banyan switch
- Buffers used to store internally blocked cells
 reduced cell loss rate
- Suffers from low throughput and high transfer delay
- Support of QoS requires scheduling and buffer management schemes
 - => increased implementation cost

© P. Raatikainen

Switching Technology / 2003

Shared-buffer switches

- · All inputs and outputs have access to a common buffer memory
- All inputs store a cell and all outputs retrieve a cell in a time-slot
 high memory access speed
- Works effectively like an output buffered switch
 optimal delay and throughput performance
- For a given CLR shared-buffer switches need less memory than other buffering schemes => smaller memory size reduces cost when switching speed is high (~ Gbits/s)
- Switch size is limited by the memory access speed (read/write time)
- Cells destined to congested outputs can occupy shared memory leaving less room for cells destined to other outputs (solved by assigning minimum and maximum buffer capacity for each output)

© P. Raatikainen

Switching Technology / 2003

9 - 29

ATM switching and buffering (cont.)

Cross-point buffered switches

- · A crossbar switch with buffers at cross-points
- · Buffers used to avoid output blocking
- Each cross-point implements a buffer and an address filter
- Cells addressed to an output are accepted to a corresponding buffer
- Cells waiting in buffers on the same column are arbitrated to the output port one per time-slot
- · No performance limitation as with input buffering
- Similar to output queuing, but the queue for each output is distributed over a number (N) of buffers => total memory space for a certain CLR > CLR for an output buffered system
- Including cross-point memory in a crossbar chip, limits the number of cross-points

© P. Raatikainen

Switching Technology / 2003

Recirculation buffered switches

- Proposed to overcome output port contention problem
- Cells that have lost output contention are stored in circulation buffers and they content again in the next time-slot
- Out-of-sequence errors avoided by assigning priority value to cells
- Priority level increased by one each time a cell loses contention
 a cell with the highest priority is discarded if it loses contention
- Number of recirculation ports can be engineered to fulfill required cell loss rate (CLR = 10⁻⁶ at 80 % load and Poisson arrivals => recirculation port count divided by input port count = 2.5)
- Example implementations Starlite switch and Sunshine switch
 Sunshine allows several cells to arrive to an output in a time-slot
 dramatic reduction of recirculation ports

© P Raatikainen

Switching Technology / 2003

9 - 31

ATM switching and buffering (cont.)

Multi-stage shared buffer switches

- Shared buffer switches largely used in implementing small-scale switches - due to sufficiently high throughput, low delay and high memory utilization
- Large-scale switches can be realized by interconnecting multiple shared buffer switch modules
 - => system performance degraded due to internal blocking
- In multi-stage switches, queue lengths may be different in the 1st and 2nd stage buffers and thus maintenance of cell sequence at the output module may be very complex and expensive

© P. Raatikainen

Switching Technology / 2003

Virtual output queuing switches

- A technique to solve HOL blocking problem in input buffered switches
- Each input implements a logical buffer for each output (in a common buffer memory)
- · HOL blocking reduced and throughput increased
- Fast and intelligent arbitration mechanism required, because all HOL cells need to be arbitrated in each time-slot
 arbitration may become a system bottleneck

© P. Raatikainen

Switching Technology / 2003

9 - 33

Design criteria for ATM switches

- Several criteria need to be considered when designing a packet switch architecture
- A switch should provide bounded delay and small cell loss probability while achieving a maximum throughput (close to 100%)
- Capacity to support high-speed input lines
- Self-routing and distributed control essential to implement largescale switches
- · Maintenance of correct cell sequence at outputs

© P. Raatikainen

Switching Technology / 2003

Performance criteria for ATM switches

- Performance defined for different quality of service (QoS) classes
- Performance parameters:
 - · cell loss ratio
 - · cell transfer delay
 - two-point cell transfer delay variation

Performance parameter	CLP	QoS1	QoS2	QoS4
Cell loss ratio Cell loss ratio Cell transfer delay (99th percentile) Cell delay variation (10 ⁻¹⁰ quantile) Cell delay variation (10 ⁻⁷ quantile)	0 1 1/0 1/0 1/0	< 10 ⁻¹⁰ N/S 150 μs 250 μs N/S	N/S	<10 ⁻⁷ N/S 150 μs N/S 250 μs


N/S - not specified

© P. Raatikainen Switching Technology / 2003

9 - 35


Distribution of cell transfer delay


- Figure below shows a typical cell transfer delay distribution through a switch node
- Fixed delay is attributed to table lookup delay and other cell header processing (e.g. HEC processing)
- For example:
 - Prob(CTD > 150 μ s) < 1 0.99 => a = 0.01 and x = 150 μ s (QoS1, 2 and 4)
 - Prob(CTD > 250 μ s) < 10⁻¹⁰ => $a = 10^{-10}$ and $x = 250 \mu$ s (QoS1)



© P. Raatikainen

Switching Technology / 2003





ATM switches

- General of ATM switching
- Structure of an ATM switch
- Example switch implementations
 - Knockout switch
 - Abacus
- Dimensioning example

© P Raatikainen

Switching Technology / 2003

9 - 39

Knockout switch

- Output buffered switches largely used in ATM networks
- · Capacity of output buffered switches limited by memory speed
- Problem solved by limiting the number of cells allowed to an output during each time-slot and excess cells discarded
 - => knockout principle
- How many cells to deliver to an output port during each time-slot
 this number can be determined for a given cell loss rate (CLR), e.g.
 12 for CLR=10⁻¹⁰, independent of switch size
- Memory speed seems to be no more a bottleneck, however no commercial switch implementations
 - inputs are supposed to be uncorrelated (not the case in real networks)
 - idea of discarding cells not an appealing one
- · Knockout principle has been basis for various switch architectures

© P. Raatikainen

Switching Technology / 2003

Knockout principle


- N input lines each implement a broadcast input bus, which is connected to every output block
- An output block is composed of cell filters that are connected to an N-to-L concentrator, which is further connected to a shared buffer
- No congestion between inputs and output blocks
- Congestion occurs at the interfaces of outputs (inside concentrator)
- k cells passing through cell filters enter the concentrator and
 - if k≤L then all cells go to shared buffer
 - if k>L then L cells go to shared buffer and k-L cells are discarded
- Shared buffer includes a barrel shifter and L output (FIFO) buffers
 - barrel shifter stores cells coming from concentrator to FIFO memories in round robin fashion
 - => complete sharing of output FIFO buffers

© P. Raatikainen

Switching Technology / 2003


9 - 41


Knockout switch interconnection architecture




© P. Raatikainen

Switching Technology / 2003









Cell loss probability

- In every time-slot there is a probability ρ that a cell arrives at an input
- Every cell is equally likely destined fore any output
- P_k denotes probability of k cells arriving in a time-slot to the same output, which is a binomial distribution

$$\begin{split} & P_k = \binom{N}{k} \!\! \left(\frac{\rho}{N} \right)^{\!\! k} \!\! \left(1 \! - \! \frac{\rho}{N} \right)^{\!\! N-k} &, \quad k = 0,1,\, \dots,\, N \\ \bullet & \text{Probability of a cell being dropped in N-to-L concentrator is given by} \end{split}$$


P(cell loss) =
$$\frac{1}{\rho} \sum_{k=L+1}^{N} (k-L) \binom{N}{k} \left(\frac{\rho}{N}\right)^{k} \left(1 - \frac{\rho}{N}\right)^{N-k}$$

• Taking the limit as $N \rightarrow \infty$ and with some manipulation

$$P(\text{cell loss}) = \left(1 - \frac{\rho}{N}\right) \left(1 - \sum_{k=0}^{L} \frac{\rho^k e^{-\rho}}{k!}\right) + \frac{\rho^L e^{-\rho}}{L!}$$

© P. Raatikainen


Switching Technology / 2003



Channel grouping

Channel grouping principle used in modular two-stage networks


- A group of outputs treated identically in the first stage
- A cell destined for an output of a group is routed to any output (at the first stage), which is connected to that group at the second stage
- First stage switch routes cells to proper output groups and second stage switches route cells to destined output ports



Channel grouping (cont.)

Asymmetric switch with line extension ratio of KM/N

- Output group of **M** output ports corresponds to a single output address for the 1st stage switch
- At any given time-slot, **M** cells at most can be cleared from a particular output group (one cell on each output port)



© P. Raatikainen

Switching Technology / 2003

9 - 49

Channel grouping (cont.)

Maximum throughput per input

- increases with K/N for a given M (because load per output group decreases)
- increases with M for given K/N (because each output group has more ports for clearing cells)

Maximum throughput per input for various some of M and K/N

М	K/N=	1/16	1/8	1/4	1/2	1	2	4	8	16
1		0,061	0,117	0,219	0,382	0,586	0,764	0,877	0,938	0,969
2		0,121	0,233	0,426	0,686	0,885	0,966	0,991	0,998	0,999
4		0,241	0,457	0,768	0,959	0,996	1	1	1	
8		0,476	0,831	0,991	1	1				
16		0,878	0,999	1						

© P. Raatikainen

Switching Technology / 2003

Channel grouping (cont.)

- Maximum throughput per input increases with M for given KM/N
- Channel grouping has a strong effect on throughput for smaller KM/N than for larger ones

Maximum throughput as a function of line expansion ratio KM/N

M	KM/N =	1	2	4	8	16	32
1	0	,586	0,764	0,877	0,938	0,969	0,984
2	0	,686	0,885	0,966	0,991	0,998	0,999
4	0	,768	0,959	0,966	1	1	1
8	0	,831	0,991	1			
16	0	,878	0,999				
32	0	,912	1				
64	0	,937					
128	0	,955					
256	0	.968					
512	0	,978					
1024	0	,984					

© P. Raatikainen


Switching Technology / 2003

9 - 51

Multicast output buffered ATM switch (MOBAS)

- MOBAS adopts the general knockout principle
- MOBAS consists of
 - input port controllers (IPCs)
 - multi-cast grouping networks (MGN1 and MGN2)
 - multi-cast translation tables (MTTs)
 - output port controllers (OPCs)

NxN switch with group extension ratio L



© P. Raatikainen


Switching Technology / 2003

MOBAS switch performance

- IPCs terminate incoming cells, look up necessary information in translation tables and attach information in front of cells so that they can properly be routed in MGNs
- MGNs replicate multi-cast cells based on their multi-cast patterns and send one copy to each addressed output group
- MTTs facilitate the multi-cast cell routing MGN2
- OPCs store temporarily multiple arriving cells (destined for their output ports) in an output buffer, generate multiple copies for multi-cast cells with a cell duplicator (CD), assign a new VCI obtained from a translation table to each copy, convert internal cell format to standard ATM cell format and finally send the cell to the next switching node
- CD reduces output buffer size by storing only one copy of a multi-cast cell each copy is updated with a new VCI upon transmission

© P. Raatikainen

Switching Technology / 2003




Abacus switch

- Knockout switches suffer from cell loss due to concentration/channel grouping (i.e. lack of routing links inside switch fabric)
- In order to reduce CLR, excess cells are stored in input buffers => result is an input-output buffered switch
- Abacus switch is an example of such a switch
 - basic structure similar to MOBAS, but it does not discard cells in switch fabric
 - switching elements resolve contention for routing links based on priority level of cells
 - input ports store temporarily cells that have lost contention
 - extra feedback lines and logic added to input ports
 - distributed arbitration scheme allows switch to grow to a large size

© P. Raatikainen

Switching Technology / 2003



ATM switches

- General of ATM switching
- Structure of an ATM switch
- Example switch implementations
 - Knockout switch
 - Abacus
- Dimensioning example

© P. Raatikainen

Switching Technology / 2003

9 - 57

Dimensioning example


- An ATM-switch is to be designed to support 20 STM-4 interfaces.
 RIT will be implemented at the input interfaces. How fast should RIT lookup process be ?
- Cells are encapsulated into frames for delivery through the switch fabric. A frame includes a 53-octet payload field and 3 octets of overhead for routing and control inside the switch fabric. What is the required throughput of the switch fabric?

Solution

ATM cells are encapsulated into VC-4 containers, which include 9 octets of overhead and 9x260 octets of payload. One VC-4 container is carried in one STM-1 frame and each STM-1 frame contains 9x261 octets of payload and 9x9 octets of overhead. (See figure on next slide)

© P. Raatikainen

Switching Technology / 2003



Dimensioning example (cont.)

Solution (cont.)

- STM-4 frame carries 4 STM-1 frames and thus there will be 4x9x260 / 53 = 176.6 cells arriving in one STM-4 frame
- One STM-4 frame is transported in 125 μ s => 176.6/125 μ s = 1412830.2 cells will arrive to an input in 1 sec => one RIT lookup should last no more than 707,8 ns
- Total throughput of the switch fabric is 20x1412830.2 cells/s
- Since each cell is carried through the switch fabric in a container of 56 octets, the total load introduced by the inputs to the switch fabric is 20x1412830.2x56 octets/s $\approx 1.582 \cdot 10^9$ octets/s $\approx 12,7$ Gbits/s

© P. Raatikainen

Switching Technology / 2003