References

[Ahm88] H. Ahmadi and W. E. Denzel, C. A. Murrhy and E. Port, "A High-Performance Switch Fabric for Integrated Cricuit and Packet Switching," INFOCOM '88, pp9-18.

[Ahm89] H. Ahmadi and W. E. Denzel, "A Survey of Moden High-Performance Switching Techniques," IEEE J. Areas. in Commun., Vol. 7, No. 7, Sept. 1989, pp. 1091-1103.

[Ali89] M. M. Ali and H. T. Nguyen, "A Neural Network Implementation of An Input Access Scheme in High - Speed Packet Switch," IEEE Globecom '89 November.

[Bat68] K. E. Batcher, "Sorting Networks and Their Application, " in Proc. Spring Joint Comput. Conf., AFIPS. 1968, pp. 121-314.

[Ben64] V. E. Benes, "Optimal Rearrangeable Multistage coneural networkectiong Networks," Bell Syst. Tech. J. vol. 43, No. 4 (part 2) pp. (July) 1641-56.

[Ber88] F. Bernabei, a. Forcina and M. Listanti,"On nonblocking properties of parallel delta networks," INFOCOM '88, New Orelans, USA (March 1988)

[Ber89] F. Bernabei, and M. Listanti,"Generalized parrallel delta networks: a new class of rearrangeable interconeural networkection networks," INFOCOM '89, Ottawa, Canada,(April 1989).

[Bub86] G. Bubenik and J. S. Turner, "Performance of a broadcast packet switch," Dep. Comput. Sci., Washington Univ., St. Louis, MO, Tech. Rep. WUCS-86_10, Mar,. 1986.

[Bub89] G. Bubenik and J. S. Turner, "Performance of a broadcast packet switch," IEEE Trans. on Commun. Vol. 37, No. 1, Jan. 1989, pp. 60-69.

[Cam91] P. Campoli and A. Pattavina, "An ATM Switch with Folded Shuffle Topology and Distributed Access," Proc. Int'l. Conf. Commun. (ICC '91), pp.1021-27.

[CCI90] CCITT Draft Recommendation I.362: ATM Adaptation Layer functional description for B-ISDN. Study Group VIII, Geneva, January 1990.

[Cha90] H. J. Chao,"A Dstributed Modular Tera-Bit/Sec ATM Switch," Proc. IEEE Infocom '90, pp. 1594-98.

[Cha91] H. J. Chao, "A Recursive Modular Terabit/Second ATM Switch," IEEE J. Select. Areas in Commun., Vol. 9, No. 8., pp. 1161-72, Oct. 1991.

[Che91a] D. X. Chen and J. W. Mark, "SCOQ: A Fast Packet Switch with Shared Concentration and Output Queueing," Proc. IEEE Infocom '91, pp. 145-54.

[Che91b] S. -C. Chen, and R., Guerin, "Performance study of an input queueing packet switch with two priority classes," IEEE Trans. Commun. COM-39 (1), January 1991, pp. 117-126.

[Che92] X. Chen, and J. W. Mark, "Delay and loss control of an output buffered fast packet switch supporting integrated services," Proc. ICC '92, pp.985-989.

[Clo53] C. Clos, "A Study of non-blocking Switching Network," Bell Syst. Tech. J. , vol. 32, pp. 406-424, Mar. 1953.

[Dai81a] M. Dais and J. R. Jump,"Analysis and simulation of buffered delta networks," IEEE Trans. Comput., vol. C-30, pp.273-282.

[Dai81b] D. M. Dais and J. R. Jump,"Packet switching interconeural networkection networks for modular systems," IEEE Comput. Mag., vol. 14, pp. 43-53, Dec. 1981.

[Dai84] M. Dais and M. Kumar," packet switching in NlogN multistage networks," in Proc. GLOBECOM '84, Atlata, GA, Dec. 1984, pp. 114-120.

[Dec91a] M. Decina, P. Giacomazzi and A. Pattavia, "Shuffle Interconeural networkection Networks with Deflection Routing for ATM Switching: the Open-Loop Shuffleout," Teletraffic and Datatraffic in a period of Change, ITC-13, 1991, pp. 27-34.

[Dec91b] M. Decina, P. Giacomazzi, and A. Pattavina,"Shuffle Interconeural networkection Networks with Deflection Routing for ATM Switching: The Closed-Loop Shuffleout," Proc. IEEEE Infocom, Vol. 3, pp. 1254-63, April 1991.

[Deg89] J. J. Degan, etal, "Fast Packet Technology for Future Switches," AT&T Technical Journal, March-April 1989, pp. 79-93.

[Dev88] M. devault, J. Y. Cochennec, and M. Servel, "The Prelude' ATD Experiment: Assessments and Future Prospects," IEEE J. Select. Areas in Commun., Vol. 6, No. 9, pp. 1528-36, Dec. 1988.

[Eng89] K. Y. Eng, M. J. Karol and Y. S. Yeh,"A Growable Packet(ATM) Switch Architecture: Design Principles and Applications," GLOBECOM '89, pp1593-1165.

[Eng91] Y. Eng and M. J. Karol, "The Growable Switch Architecture: A Self-routing Implemetation for Large ATM Applications," Proc. Int'l. Conf. Commun. (ICC '91) Vol. 2, pp. 1014-20, Denver, June 1991.

[Gho91] D. Ghosh and J. C. Daly, "Delta Networks with Multiple Links and Shared Output Buffers: A High Performance Architecture for Packet Switching," Proc. IEEE Globecom '91, pp.949-53.

[Gia91] J. N. Giacopelli, et all., "Sunshine: A High-Performance Self-Routing Broadband Packet Switch Architecture," IEEE J. Select. Areas in Commun., Vol. 9, No. 8, pp. 1289-98, Oct. 1991.

[Gok73] R. Goke and J. Lipovski, "Banyan Networks for Partitioning Multiprocessor Systems," Proc. First Aneural networkual Sump. Comut. Architect., pp. 21-28, Dec. 1973.

[Hlu88] M. G. Hluchyj and M Karol, "Queueing in Space-division Packet Switching," in Proc. INFOCOM'88, New Orleans, LA, pp. 334-343, Mar. 1988.

[Hop85] J. J. Hopfield and W. Tank, " 'Neural' Computation of Decisions in Optimization Problems," Biol. Cybern., vol.52, 1985, pp. 141-152.

[Hua84] A. Huang and S. Knauer,"Starlite: A wideband Digital Switch," GLOBECOM '84, Nov. 1984, pp.121-125,

[Hua86] A. Huang," The relationship between STARLITE, A wideband digital switch and optics," in Proc. ICC '86, Toronto, canada, June 1986, pp. 1725-1729.

[Hub88] N. Huber, E. P. Rathgeb and T. H. Theimer, "Self routing banyan network in an ATM- environment," in Proc. ICCC '88, TEl Aviv, Isral, Oct. 1988, pp. 167-174.

[Hui87] J. Y. Hui and E. Arthurs,"A Broadband Packet Switch for Integrated Transport," IEEE J. SAC-5.No.8, Oct. 1987,pp1264-1273.

[Kar89] J. Karol and Chih-Lin I, "Performance Analysis of a Growable Architecture for Broadband Packet(ATM) Switching," GLOBECOM '89, pp.1173-1180.

[Ker79] Ker and L. Kleinrock, "Virtual cut-through: a new computer communication switching technique," Computer Networks, vol.3, 1979, pp. 167-286.

[Kil90] Killat, etal., "A Versatile ATM Switch Concept," Proc. Int.l. Switching Symp. (ISS '90), Vol. 4, pp. 127-34, Stocholm, May 1990.

[Kim90] H. S. Kim and A. Leon-Garcia,"A Self-Routing Multistage Switching Network for Broadband ISDN," IEEE J. on SAC-8, No.3, April 1990, pp. 459-66.

[Kim91a] H. S. Kim and A. Leon-Garcia,"Decomposition of output queuing switches," IEE Proceedings-I, Vol. 138, No. 5, Oct. 1991, pp.407-16.

[Kim91b] Y. M. Kim and K. Y. Lee, " PR-Banyan: A Packet Switch with a Pseudo Randomizer for Nonuniform Traffic," Proc. ICC '91, pp. 408-12.

[Koz 91] T. Kozaki, et al., "32x32 shared Buffer Type ATM Switch VLSIs for B-ISDNs," IEEE J. Selected. Areas in Commun. Vol. 9, No. 8, pp. 1239-47, Oct. 1991.

[Kum83] M. Kumar and J. R. Jump,"Generarized DELTA networks," Proc. Int. Conf. on Parallel Processing Silver Spring, MD, USA, 1983, pp10-18.

[Krö91] Kröner, H. Hebuterne, G., Boyer, P., and Gravey, A., "Priority management in ATM switching notes", IEEE J. Select. Areas in Commun., SAC-9 (3), April 1991, pp.418-427.

[Lea90] C. T. Lea, "Design and Performance Evaluation of Unbuffered Self-Routing Networks for Wideband Packet Swithing," Proc. IEEE Infocom, Vol.1 pp. 148-56, San Francisco, June, 1990.

[Lee84] Y. Lee, "A New Benes Network Control Algorithm," Proc. Int. Conf. Parallel Processing, 1984, pp. 51 - 58.

[Lee90] T. Lee, "A Modular Architecture for Very Large Packet Switches," IEEE Trans. on Commun. Vol.38, No.7, July 1990.

[Lee92] T. T. Lee and S. C. Liew, " Broadband Packet Switches based on Dilated Interconeural networkection Networks," ICC '92, pp. 255-61.

[Lie90] S. C. Liew and K. W. Lu, "A 3-Stage Intercneural networkection Structure for Very Large Packet Switches," Proc. ICC '90, pp.316.7.1-316.7.7, 1990.

[Ma91] J. Ma and K. Rahko "A Neural Network Controller for the Three Stage Clos' Packet Switch," Report 4/1991, Laboratory of Telecommunications Technology, Helsinki University of Technology.

[Ma92] J. Ma and K. Rahko "A Central Controller Using Neural Network in a Three Stage Clos' Packet Switch" Proc. 2nd International Seminar on Teletraffic and Network, Beijing, September 1992, pp.124-127, also in Report 3/1992, Laboratory of Telecommunications Technology, Helsinki University of Technology.

[Mar89] A. Marrakchi and T. Troudet, " Neural Net Arbitrator for Large Crossbar Packet - Switches," IEEE Trans. on Circuits and Systems. Vol. 36, No.7, July 1989, pp1039-1041.

[Mat91] H. Matsunaga and H. Uematsu, "A 1.5 Gb/s 8x8 Cross Connect Switch Using a Time Reservation Algorithm, " IEEE J. Select. Areas in Commun., Vol. 9, No. 8, pp. 1308-17, Oct. 1991.

[New88] P. Newman, "A Fast packet Switch for the Integrated Services Backbone Network," IEEE J. Select. Areas in Commun., Vol. 6, No. 9, pp. 1468-79, Dec. 1988.

[New92] P. Newman, "ATM Technology for Corporate Networks" IEEE Communications Magazine, April 1992, pp.90-101.

[Noj87] Nojima, et al., "Integrated Services Packet Network Using Bus Matrix Switch," IEEE J. Select. Areas Commun., SAC-5, No.8, pp. 1284-92. Oct. 1987.

[Oie90] Y. Oie, et al., "Survey of the Performance of Non-Blocking Switches with FIFO Input Buffers, " Proc. IEEE Int'l Conf. Commun. (ICC' 90), Vol. 2, pp. 737-41, April 1990.

[Opf71] D. C. Opferman, N. T. Tsao-Wu, " On a class of rearrangeable switching networks, part I: control algorithm," Bell Syst. Tech. J., Vol.50, no.5, May 1971.

[Pat79] H. Patel, "Processor-memory interconeural networkections for multiprocessors," in Proc. 6th Aneural networku. Int. symp. Comput. Architecture, Dec. 1979, pp.168-177.

[Pat81] H. Patel, "Performance of Processor-Memory Interconeural networkections for Multiprocessors, " IEEE Trans. Computers, C-30, No. 10 , pp. 771-80. Oct. 1981.

[Patt90] A. Pattavina, "A Broadband Packet Switch with Input and Output Queueing," Proc. Int'l. swicthing Symp. (ISS '90), Vol. 6, pp. 11-16, Stockholm, May 1990.

[Sho91] Y. Shobatake et al., " A One-Chip Scalable 8x8 ATM Awitch LSI Employing Shared Buffer Architecture," IEEE J. Select. Areas in Commun., Vol. 9, No. 8, pp. 1248-54, Oct. 1991.

[Tob90] A. Tobagi, "Fast pPacke Switch Architectures for Broadband Integrated services Digital Networks," Proc. of The IEEE, Vol. 78, Ni. 1, Jan. 1990, pp. 133-67.

[Tob91] A. Tobagi, T. Kwok, and F. M. Chiussi, "Architecture, Performance, and Implementation of the Tandem Banyan Fast Packet Switch," IEEE J. Select. Areas in Commun., Vol. 9, No. 8, pp. 1173-93, Oct. 1991.

[Tro91] T. P. Troudet and S. M. Walterd, "Neural Network Architecture for crossbar Switch Control," IEEE Transactions on Circuits and Systems, Vol. CAS-38, pp. 42-57, Jan. 1991.

[Tur85] S. Turner, "Design of an integrated services packet network," in Proc. 9th ACM Data Commun. Sysp., Sept. 1985, pp.124-133.

[Tur86] J. S. Turner, "Design of a Broadcast Packet Network,"INFOCOM '86, April 1986, pp.667-675.

[Uru90] S. Urushidani, "The Rerouting Banyan Network," XIII Int'l. Switching Symp. (ISS '90), Stockholm, 1990.

[Uru91] Urushidani, "Rerouting Network: A High-Performance Self-Routing Switch for B-ISDN," IEEE J. Select. Areas in Commun., Vol. 9, No. 8, pp. 1194-1204, Oct. 1991.

[Wan91] F. Wang and A. Tobagi, "The Christmas Tree Switch: An Output Queueing Space-Division Fast Packet Switch," Proc. IEEE INFOMCOM, Vol. 1, pp. 163-70, April 1991.

[Wid91] I Widjaja, "Tandem Banyan Switching Fabric with Dilation," Electronucs Letters Vol. 27, No. 19, Sept. 1991, 1770-72.

[Wil88] G. V. Wilson and G. S. Panley, "On the Stability of the Travelling Salesman Problem Algorithm of Hopfield and Tank," Biol. Cybern., Vol. 58, pp. 63 - 70, 1988.

[Yen87] S. Yen, M. G. Hluchyj and A. S. Acampora,"The Knockout Switch: A Simple Modular Architecture for High-Performance Packet Switching," IEEE J. SAC-5, No.8, Oct. 1987, pp.1274-1283.

[Yoo88] H. Yoon, M. T. Liu, and K. Y. Lee, "The Knockout Switch under Nonuniform Traffic," IEEE Globecom' 88, pp.1628-1634.